

Fig. 1A




Fig. 1B





Fig. 1C



*Should program M11, M10 = "0, 0" to ensure compatibility with future devices.

			Burst Length	
M2	M1	M0	M3 = 0	M3 = 1
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1	Reserved	Reserved
1	1	0	Reserved	Reserved
1	1	1	Full Page	Reserved




M3	Burst Type
0	Sequential
1	Interleaved

M6	M5	M4	CAS Latency
0	0	0	Reserved
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

M8	M7	M6-M0	Operating Mode
0	0	Defined	Standard Operation
-	-	-	All other states reserved

M9	Write Burst Mode
0	Reserved
1	Single Location Access

Fig. 2



 DON'T CARE
 UNDEFINED

Fig. 3




Fig. 4




Fig. 5

050304.072830







Fig. 6


03626164-072600



NOTE: Each READ command may be to either bank. DQM is LOW.


 DON'T CARE

Fig. 7



NOTE: Each READ command may be to either bank. DQM is LOW.


Fig. 8



NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.

 DON'T CARE

Fig 9



NOTE: DQM is LOW.

DONT CARE

Fig. 10

Timing diagram for a memory access operation. The diagram shows signals CLK, CKE, CS#, RAS#, CAS#, WE#, A0-A7, and BA0, BA1. A vertical dashed line marks the start of the access. CS# and WE# are active-low signals. RAS# and CAS# are active-low signals. A0-A7 is the column address, and BA0, BA1 is the bank address. A legend indicates that hatched areas represent 'DON'T CARE'.

Fig. 11

Coming out of a power-down sequence (active),
 t_{CKS} (CKE setup time) must be greater than or equal to 3ns.





Fig. 13


ADDRESS RANGE

			Bank	Row	Column	
Bank 3	3	FFF	FFH	256K-Word Block 14	~210	
	2	C00	00H			
	1	8FF	FFH			
	0	800	00H			
Bank 2	3	7FF	FFH	256K-Word Block 13		
	2	400	00H			
	1	3FF	FFH			
	0	000	00H			
Bank 1	3	FFF	FFH	256K-Word Block 12		
	2	C00	00H			
	1	8FF	FFH			
	0	800	00H			
Bank 0	3	7FF	FFH	256K-Word Block 11		
	2	400	00H			
	1	3FF	FFH			
	0	000	00H			
Bank 3	3	FFF	FFH	256K-Word Block 10		
	2	C00	00H			
	1	8FF	FFH			
	0	800	00H			
Bank 2	3	7FF	FFH	256K-Word Block 9		
	2	400	00H			
	1	3FF	FFH			
	0	000	00H			
Bank 1	3	FFF	FFH	256K-Word Block 8		
	2	C00	00H			
	1	8FF	FFH			
	0	800	00H			
Bank 0	3	7FF	FFH	256K-Word Block 7		
	2	400	00H			
	1	3FF	FFH			
	0	000	00H			
Bank 3	3	FFF	FFH	256K-Word Block 6		
	2	C00	00H			
	1	8FF	FFH			
	0	800	00H			
Bank 2	3	7FF	FFH	256K-Word Block 5		
	2	400	00H			
	1	3FF	FFH			
	0	000	00H			
Bank 1	3	FFF	FFH	256K-Word Block 4		
	2	C00	00H			
	1	8FF	FFH			
	0	800	00H			
Bank 0	3	7FF	FFH	256K-Word Block 3		
	2	400	00H			
	1	3FF	FFH			
	0	000	00H			
Bank 3	3	FFF	FFH	256K-Word Block 2		
	2	C00	00H			
	1	8FF	FFH			
	0	800	00H			
Bank 2	3	7FF	FFH	256K-Word Block 1		
	2	400	00H			
	1	3FF	FFH			
	0	000	00H			
Bank 1	3	FFF	FFH	256K-Word Block 0	~220	
	2	C00	00H			
	1	8FF	FFH			
	0	800	00H			
Bank 0	3	7FF	FFH	256K-Word Block 0		
	2	400	00H			
	1	3FF	FFH			
	0	000	00H			

Word-wide (x16)



Software Lock = Hardware-Lock Sectors
RP# = V_{HH} to unprotect if either the
block protect or device protect bit is set.



Software Lock = Hardware-Lock Sectors
RP# = V_{CC} to unprotect but must be V_{HH}
if the device protect bit is set.

See BLOCK PROTECT/UNPROTECT SEQUENCE for
detailed information.

Fig. 15




Fig. 16

05620404 072000

Start (WRITE completed)

SR4 = 0?

NO

WRITE Error

YES

SR3 = 0?

NO

Invalid WRITE Error

YES

WRITE Successful

Fig. 17




Fig. 18

00000000000000000000000000000000




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24




Fig. 25




Fig. 26




Fig. 27





Fig. 28

THE UNIVERSITY OF CHICAGO



Frg. 29




Fig. 30




Fig. 31

050603464 070300


[illegible]

Fig. 32

056234.07.000




Fig. 33